Challenges in Interconnection and Packaging
نویسندگان
چکیده
Integrated circuit packaging and their testing is well advanced because of the maturity of the IC industry, their wide applications, and availability of industrial inhstructure. [ 1,2] This is not true for MEMS with respect to packaging and testing. It is more difficult to adopt standardized MEMS device packaging for wide applications although MEMS use many similar technologies to IC packaging. Packaging of MEMS devices is more complex since in some cases it needs to provide protection from the environment while in some cases allowing access to the environment to measure or affect the desired physical or chemical parameters. Microscopic mechanical moving parts of MEMS have also their unique issues. Therefore, testing MEMS packages using the same methodologies, as those for electronics packages with standard procedures might not always be possible especially when quality and reliability need to be assessed. Single MEMS chip packaging approaches and their limitations in the packaging of high performance MEMS will be reviewed in this presentation and also identifies a need for a systematic approach for this purpose. MEMS package reliability depends on package type, i.e. ceramic, plastic, or metal, and reliability of device. The MEMS device reliability depends on its materials and wafer level processes and sealing methods used for environmental protection. MEMS quality and reliability challenges are discussed and needs for study in these areas are identified.
منابع مشابه
Packaging and Interconnection Technologies of Power Devices, Challenges and Future Trends
Standard packaging and interconnection technologies of power devices have difficulties meeting the increasing thermal demands of new application fields of power electronics devices. Main restrictions are the decreasing reliability of bond-wires and solder layers with increasing junction temperature. In the last few years intensive efforts have been invested in developing new packaging and inter...
متن کاملWafer-Level Micro/Nanosystems Integration and Packaging
Micro/nanosystems have attracted considerable interests and seen significant advances over the years. The huge gap between technology development and commercialization can be largely attributed to the challenges faced in the integration and packaging of the devices. The packaging has to work around the diverse functional requirements while ensuring that the device is able to perform effectively...
متن کاملOpen ATE Architecture: Key Challenges
Instrument Definition Package dimensions Interconnection rules Synchronization rules and mechanisms Data Volume support and control Master-slave relationship rules System verification tools and techniques Software definition and integration Power delivery capacity and levels Cooling rules Shielding and noise emission rules Fixturing and docking rules Cost-effective Packaging Alarm and error han...
متن کاملThree-Dimensional and 2.5 Dimensional Interconnection Technology: State of the Art
Three-dimensional (3D) packaging with through-silicon-vias (TSVs) is an emerging technology featuring smaller package size, higher interconnection density, and better performance; 2.5D packaging using silicon interposers with TSVs is an incremental step toward 3D packaging. Formation of TSVs and interconnection between chips and/or wafers are two key enabling technologies for 3D and 2.5D packag...
متن کاملModern Electronic Packaging Technology
A view of modern electronic packaging technology is presented along with its applications at APL. Although not always distinct, electronic packaging may be separated into three levels: component, board, and system. The manufacturing technologies and designs may vary at each level, but they all must provide electrical interconnection, thermal management, and mechanical and environmental protecti...
متن کامل